In partnership with Collaborators





















Aug 8, 2025

# **Timing Detectors**

Deep Dive, and perspectives from the CMS ETL

### **Murtaza Safdari**

2nd Annual US Muon Collider Collaboration Meeting Link to Indico




Fermi National Accelerator Laboratory is managed by FermiForward for the U.S. Department of Energy Office of Science

## **Case for Timing Detectors at Muon Colliders**


Beam Induced Background

Primarily dealing with out-of-time background from muon decay products. Intense, continuous flux of low-energy photons, electrons, positrons, and neutrons that floods the detector




## Precision timing for BIB & Physics

Snapshot from the MAIA detector concept



Timing detectors / 4D tracking are essential for tackling BIB at muon colliders


Also gain PID for low momenta particles with ToF LLP and displaced vertex tagging




	Vertex Detector	Inner Tracker	Outer Tracker
Sensor type	pixels	macro-pixels	micro-strips
Barrel Layers	4	3	3
Endcap Layers (per side)	4	7	4
Cell Size	$25\mu\mathrm{m} imes25\mu\mathrm{m}$	$50\mathrm{\mu m} \times 1\mathrm{mm}$	$50\mathrm{\mu m} imes10\mathrm{mm}$
Sensor Thickness	50 μm	$100\mathrm{\mu m}$	100 µm
Time Resolution	$30\mathrm{ps}$	$60\mathrm{ps}$	$60\mathrm{ps}$
Spatial Resolution	$5\mu\mathrm{m} imes5\mu\mathrm{m}$	$7\mathrm{\mu m} imes90\mathrm{\mu m}$	$7\mu\mathrm{m} imes90\mu\mathrm{m}$




Standard "Hybrid" Pixel Model









Standard "Hybrid" Pixel Model - Low Gain Avalanche Diode






Standard "Hybrid" Pixel Model - Readout Chain










Standard "Hybrid" Pixel Model - Basics of Time Resolution



$$\sigma_t^2 = \sigma_{Landau}^2 + \sigma_{timewalk}^2 + \sigma_{jitter}^2 + \sigma_{TDC}^2 + \sigma_{clock}^2$$













Standard "Hybrid" Pixel Model - Basics of Time Resolution



$$\sigma_t^2 = \sigma_{Landau}^2 + \sigma_{timewalk}^2 + \sigma_{jitter}^2 + \sigma_{TDC}^2 + \sigma_{clock}^2$$











# # HL-LHC: First generation timing detectors


ATLAS High Granularity Timing Detector












Architecture of the ALTIROC ASIC readout 15x15 pads, 2x2 cm<sup>2</sup>, CMOS 130 nm, Jitter ~25 ps

2x double-sided layers, based on Low Gain Avalanche Detectors (LGADs) and custom ASICs (ALTIROC)

- Target: 30-50 ps per track (35 70 ps per hit),
- 6.4 m<sup>2</sup> silicon detector, 3.6M channels, 1.3 × 1.3 mm<sup>2</sup> pixel size, 50 µm active thickness.

Radiation hardness requirement: 2.0 MGy TID and 2.5E15 neg/cm-2 @ -30 °C for 50 ps and 4 fC




8-inch LGAD wafer


Full size 15\*15 LGAD sensor




# # HL-LHC: First generation timing detectors

CMS Minimum Ionizing Particle Timing Detector





The MTD will exploit timing information to reduce pile-up to current LHC level in both the forward and barrel regions.



### **Endcap Timing Layer (ETL)**

Si with internal gain (LGAD):

- On the CE nose:  $1.6 < |\eta| < 3.0$
- Radius: 315 < R < 1200 mm
- Position:  $z = \pm 3.0 \text{ m}$
- 1.3x1.3 mm<sup>2</sup> pixels
- ~14 m<sup>2</sup>: 8.5M channels
- Fluence: up to 2E15 neg/cm<sup>2</sup>


### **Barrel Timing Layer (BTL)**


LYSO bars + SiPM readout:

- TK/ECAL interface:  $|\eta| < 1.45$
- Inner radius: 1148 mm
- Thickness: 40 mm
- Length: ±2.6 m along z
- Area: 38 m2
- 332k channels

# **CMS Endcap Timing Layer**

315 < R < 1200 mm,  $z = \pm 3.0$  m,  $1.6 < |\eta| < 3.0$ , 1.3mm pixels, 14 m<sup>2</sup>: 8.5M channels






### More on the LGADs for the CMD ETL

Design Constraints from the CMS MTD


Need to withstand 2 x  $10^{15}$  n<sub>eq</sub>/cm<sup>2</sup> in the innermost region over 3 ab<sup>-1</sup>, still deliver 8-10fC for readout at the end of life


< 30-50 ps contribution from the sensor, limits active depth to 50um with a gain of 10-30 and pad size ~ mm<sup>2</sup> to minimize pad capacitance


Carbon Co-implants in Gain Volume












### More on the LGADs for the CMD ETL

Design Constraints from the CMS MTD


Need to withstand 2 x  $10^{15}$  n<sub>eq</sub>/cm<sup>2</sup> in the innermost region over 3 ab<sup>-1</sup>, still deliver 8-10fC for readout at the end of life


< 30-50 ps contribution from the sensor, limits active depth to 50um with a gain of 10-30 and pad size ~ mm² to minimize pad capacitance

















# **Sensors for timing at Muon Colliders**


- Positional Resolution of a few um
  - a. Can be achieved without charge sharing with small pixels and staggered layers
    - i. (p/2)/√12
  - Easier to reach with charge sharing and larger pixels
- Temporal Resolution of ~20 ps
  - a. Required for effective occupancy ~1%
  - b. Has been achieved in several designs
- Pixel pitch down to 25 um
  - a. Required for effective occupancy ~1%
  - Standard LGADs face fill factor challenge due to field stops

- Good fundamental properties
  - Uniform fields through the pixels
  - b. Fast rise times and low noise
  - Fast reset time due to constant influx of BIB
- Radiation Hardness
  - a. HL-LHC levels of exposure at 10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup>
  - b. Ensure BIB exposure doesn't degrade timing performance beyond acceptable signals
- System level integration complexity
  - a. Minimizing cross-talk and coupling
- Keeping the material as low as possible

### Recent talks highlighting latest developments


# **Trench Isolated LGADs**





# Monolithic Active Pixels

# MOnolithic Stitched Sensor First wafer-scale stitched sensor 10 Repeated Sensor Units (RSUs) 10 Top half unit 2.2.5 µm pitch 2.56x256 pixel matrix 18.0 µm pitch 3.20x320 pixel matrix 18.0 µm pitch 4.320x320 pixel matrix 1.4 regions (with different front-end) 5. stitched back-bone of LEC readout



### Recent talks highlighting latest developments

Sensors

M Boscardin at VCI 2025

3D @FBK timing: from columns to trenches · The idea is to use a 3D based on trenches instead of Short inter-electrode columns in order to obtain a more uniform distance (d<<L) electric/weighting field between electrodes · This reduces the dependence of timing on the impact position of particles extremely fast signals VCI 2025 Vienna 17 - 21 February 2025

### An optimized 3D sensor design for 4D-Tracking ampis at VCI2025 Electrode shape optimisation to increase signals uniformity along the sensor volume Current signal is defined as $\overrightarrow{E}_w$ uniform by design $i = q E_w \cdot \vec{v}_d$ Velocity saturation ŤC DĚ Shorter and much more uniform charge collection time for the 3D trench geometry A. Lampis


# Diamond, 4H-SiC, etc

Yang at DRD3

The Design & Fabrication of 4H-SiC LGAD by LBNL and NCSU Based on 6-inch 4H-SiC wafers with custom epitaxial stacks • 0.5 µm Gain layer with doping concentration from 2e17 cm<sup>-3</sup> to 5e17 cm<sup>-3</sup>, which target the electric filed between 2 MV/cm to 5 MV/cm. Etched-Termination isolates the segmented devices F. Yang et al., The Study of SiC DC-LGAD and SiC AC-LGAD by Ultra-Violet Transient Current Technique (UV

DIAMOND DETECTORS

### The current challenge in the field of solid-state detector development is to design devices capable of operating under extreme radiation conditions. Two key aspects must be addressed: excellent timing performance and high radiation **DIAMOND IS AN INTERESTING CANDIDATE!** High charges mobility and saturation velocity Solar-blind Operable at high temperatures 3D geometry thanks to graphitization NOT THE ONLY ONE! LGAD (Valentina Sola), RF PMT (Simon Zhamkochyan) HRPPD (Alexander Kiselev) (Talks of this morning!)





Aua 8 2025




# **CMS Endcap Timing Layer**


~33k chips, 2.3 x 2.1cm chips, 1.3 mm pixels, 16x16 px







### **ETL Read Out Chip (ETROC)**






### CMS Endcap Timing Layer

2 hits per track, 50ps res. per hit, 35ps res. per track

What are the main constraints on this design?


- Low Noise
  - This is crucial! 30ps intrinsic (Landau) resolution from LGADs also limits ASIC contribution < 40ps
- Low Power
  - Thou shall not fry your detector! Cooling capacity limits power consumption to < 1W per chip, 4mW per pixel, 240mW/cm<sup>2</sup>
- Radiation Hardness
  - Must withstand 100MRad over the 3000fb<sup>-1</sup> of HL-LHC
- Sensitive to small LGAD signals
  - Around 10fC per MIP towards end of lifetime of LGADs in ETL
- Synchronized precision timing over ~33k chips, ~8.5M channels...

### **ETL Read Out Chip (ETROC)**



# **CMS ETROC**

### Long Journey to the full sized chip...




Design team: FNAL/SMU/LBNL/UCSB

Testing team: FNAL/SMU/UIC/UCSB/Lisbon/IFCA/KUL with students from KSU/KU


ETROC2 FPGA emulator: has verified digital readout and system interfaces

# **CMS ETROC**




Takes a long time to validate the performance of a precision timing chip, often involving a very heterogeneous testing campaign


ASIC design must also incorporate elements of the full system hybridization, and must have flexibility to adapt to design modifications





### **CMS ETROC2 Performance**





Successfully reproduced ~35ps res. with this board. Results from CERN 120-180 GeV  $\pi^{+}$ agree with those from DESY 4 GeV e beam

Total typical chip power consumption is below 800 mW, well within the design constraints on the ETROC

## Second Report ASICs for timing at Muon Colliders

- Scaling of TDC Performance with Smaller Technology Nodes
  - Higher speed and lower power consumption at the transistor level, higher channel density
  - Process variations, reduced voltage headroom, higher operating frequencies and jitter require new solutions for scalable timing detectors
- Power Density and Heat Dissipation
  - Power Delivery Network will be a big challenge with smaller nodes and higher channel density
  - Cooling! Current gen detectors have ~4mW/channel, which is orders of magnitude more than trackers at ~10uW/channel.
- Radiation Hardness

- Increased Complexity and Integration
  - Design and verification will be trickier.
  - Interconnect and routing more difficult with signal integrity and routing congestion
- Development cost and yield for smaller and more cutting edge nodes
- System level integration complexity
  - Precision clock distribution
  - Power distribution
  - Minimizing cross-talk and coupling
- Streaming Model for DAQ?



### 🥦 Selection of past talks highlighting latest developments

### **MAPS**

# Sergo Jindariani

### **MAPS**

- Improved timing (examples):
- The MONOLITH project demonstrated 20ps time resolution in a monolithic silicon pixel detector (130nm SiGe BiCMOS technology) without internal
- ARCADIA: adding a gain layer to standard CMOS MAPS (110nm CMOS L-Foundry) 10-20 ps
- Radiation hardness (example)
  - MALTA: Tower Semiconductor 180 nm CMOS imaging process demonstrated full efficiency up to 1015 1MeV neg
- More developments starting with 65 nm CMOS
- Challenges consists mainly in achieving all the goal performances (low mass, resolution, timing, rate, data density and radiation hardness) in a single device at a reasonable power consumption.

S. Zambito et al 2023 JINST 18 P03047

### **3D Integration**

 Analog frontend in deep n-well shared between column pixels Analog section uses about 40 % of the 50 µm pixel area Digital section includes: TDC performing both TOA and TOT measurements (based on silicon demonstrated design; see Julian's talk [1] and Larry's talk from last year [2]) Readout logic 100 um pixel layout ■ Decoupling caps (plenty in the 100 µm pixel version)  $1W/cm^2$ Power 50x50 µm<sup>2</sup> 25 uW Time of Arrival (ToA) litter 10 ps<sub>rms</sub> 1.3 fC Max Signal Dynamic Range TWEPP-24 Recovery Rate LGAD Input Cap. Approx. Amplitude Accuracy First results on the Ignite-0 test ASIC in CMOS 28-nm technology Gian Matteo Cossu gianmatteo.cossu@ca.infn.it

on behalf of the IGNITE collaboration

First Timepix4.1 TSV with Silicon Sensor <u>Diaz</u> Francisco wards the future: What can 3DIC VERTICAL INTEGRATION help? repartition the design blocks into multi-tiers  $\rightarrow$  VTROC "Versatile, high-density, high-yield, low-capacitance Phase II SBIR (EPIR-Fermilab) award: 3D integration for nuclear physics detectors" (phase 2) First result with For Proof-of-principle demonstration: radioactive sourcel 8×8 pixels Sensor: for example, small-pixel AC-LGAD Vertically integrated chip Front end preamp + Low power TDC + tree clock distribution Circular buffer 3DIC providing separation of low-noise analog circuitry from digital blocks. Interconnections made by TSVs and Direct Bond Interconnect (DBI).

**Smaller Nodes** 

Bojan



### Is this where the future lives?

### **MAPS**

- Minimizing signal path length and parasitic capacitance at the pixel level.
- Small signal amplitudes easier to deal with optimized analog front-end design tightly integrated with the sensor
- Integrating components and simplifying local power routing, less localized heat sources in this layer.

### **3D Integration**

**Smaller Nodes** 

- Reduce the power consumption per digital function, thereby lowering the overall heat generated by the most complex layers.
- Faster digital processing and higher clock speeds with improved power efficiency.
  - May provide the transistor density and performance needed to implement sophisticated radiation-hardened digital logic and error correction schemes efficiently in terms of power and area.
- Possibly allows for more complex on-chip circuitry for advanced techniques, sophisticated power management, and clock management units within the digital layers, all while contributing to lower overall power.


- Efficient heat removal pathways (microchannels or thermal vias) closer to or in between the heat sources.
- Shorter, lower-impedance power and ground paths through the stack. Shorter, more direct clock routing paths with reduced skew across the chip
- Stacking multiple layers of electronics vertically can help with footprint
- High data rates due to high-bandwidth, low-power vertical interconnects between layers.
- Possible noise reduction allowing physical separation and shielding between sensitive analog layers and noisy digital layers.




# CMS ETROC Acknowledgments

- This work was produced by FermiForward Discovery Group, LLC under Contract No. 89243024CSC000002 with the U.S. Department of Energy, Office of Science, Office of High Energy Physics. Publisher acknowledges the U.S. Government license to provide public access under the DOE Public Access Plan DOE Public Access Plan
- The measurements leading to these results have been performed at the Test Beam Facility at DESY Hamburg (Germany), a member of the Helmholtz Association (HGF).
- The research leading to these results has received funding from the European Union's Horizon Europe research and innovation programme under grant agreement no. 101057511.

# **CMS ETROC**





# **CMS ETROC**






# CMS ETROC - TDC Design







Several design features aimed at reducing power compunstion and complexity while retaining good performance


- Delay line based TDC with uncontrolled delay cells
- PVT Effects calibrated with Self-Calibration scheme
- TOA bin size ~ 18ps, TOT bin size ~ 36ps
- Power Consumption limited to 0.1mW at 1% occupancy




# **ETROC** - Beyond The Timing Precision


ASIC Design must incorporate features that make the detector operation feasible

### Automatic Baseline Calibration



### 2.56GSps Waveform Sampler









# **ETROC** - Beyond The Timing Precision

ASIC Design must incorporate features that make the detector operation feasible





256 Unique time walk correction parameters?



# **ETROC - Beyond The Timing Precision**

ASIC Design must incorporate features that make the detector operation feasible

### We only need 1 pixel's!

TDC Self-calibration with double strobe method helps eliminate PVT variations across the 16x16 array of pixels

This also means each of the 16x16 pixels is expected to perform identically once the self calibration is applied to each pixel

